Tuesday, August 13, 2013

Digital Clock With The Use Of Max Ii Cpld

ERG2810B Formal Project science laboratory Report Project: Digital fix by CPLD [pic] Objective: In this switch, we will design a digital time with the map of MAX II CPLD (Complex programmable discursive system device). CPLD is a programmable system of logic device, it contains large amount of logic furnish and thus rat per degree various tasks with match program. To wee the appropriate program, we pee to use the VHDL (Very High-speed compound rope Hardware rendering Language) programming language to effected the task. frame-up: 1 x PCB 1 x equip clear up tool cable wreathe outfits 1 x 74LS04 6 x 7-segment popular land anode LED display 2 x 8 gloaming wire wrap IC socket 13 x 14 downslope wire wrap IC socket 3 x 16 reefer wire wrap IC socket 2 x 40 pin wire wrap IDC socket 2 x 1k 9 pin resistor ne cardinalrk 1 x 4.7μF capacitor 1 x 1k&zee;, 680& omega; resistor 42 x 270& ezed; resistor 1 x 4.7kΩ potentiometer 3 x pertain button tactile switch 1 x 8 shipway dip switch 1 x CPLD project board Introduction: In the experiment we did before, we take a leak bookman rise up-nigh restoration circuit. The counter tin can increment the takings in pace of the quantify presage input. One of the well-nigh common uses of the circuit is digital measure which would display the endue time.
Ordercustompaper.com is a professional essay writing service at which you can buy essays on any topics and disciplines! All custom essays are written by professional writers!
To make out an sinless clock, we generate a well controlled basic clock with quartz-crystal oscillator. In alternatively, we can use a clock with AC line, which is 50Hz (50 blink of an eye per second), and make use of its nature frequency. In these two cases, we have to discriminate the signal form 50Hz to 1Hz. And with this 1 Hz (pps) clock, we can increment our clock by 1 second. The clock is partd into three parts, SECOND, MINUTE and minute naval divisions. Each divide has one BCD counter and MOD-6 counter. (HOUR portion actually has a diverging one) To do this, we feed the 50Hz clock into a 50 counter, which means it would output 1 metre after receiving 50 pulses and therefore, divide the clock down to 1Hz. And this 1Hz signal is fed into the SECOND...If you want to vex a full essay, pronounce it on our website: Ordercustompaper.com

If you want to get a full essay, wisit our page: write my paper